New: AI Part GeneratorFree to get started

Guide

High-Speed PCB Layout in KiCad, Step by Step

Download for DesktopFree to start · macOS, Windows & Linux

KiCad ships more high-speed capability than most engineers realize, differential-pair routing, skew tuning, custom design rules, but none of it is enforced by default. This guide is the discipline layer: the order of operations that makes free tooling produce boards that work at speed.

Quick answer

KiCad handles mainstream high-speed layout well if you drive it with discipline: get your fabricator's controlled-impedance stackup first and size traces to it, route critical nets with KiCad's differential-pair tool so coupling stays intact, close timing budgets with the skew and length tuning tools, and encode gap and skew limits as custom design rules so DRC catches violations. USB 2.0 high-speed, 100BASE-T Ethernet, and similar interfaces are routinely shipped from KiCad this way. What KiCad does not do is field-solver signal-integrity verification, so multi-gigabit links and DDR4-class buses belong in a dedicated analysis flow.

Last reviewed: 2026-08-10 · By ProtoFlow Engineering Team

KiCad high-speed toolbox and what each piece is for

KiCad capabilityWhat it solvesWhere to find it
Differential-pair routerKeeps pair coupling intact while routingInteractive router, diff-pair mode
Skew (phase) tuningCloses intra-pair mismatchTuning tools in the PCB editor
Track-length tuningMeets inter-signal delay budgetsTuning tools in the PCB editor
Custom design rulesTurns SI limits into DRC violationsBoard setup, custom rules
Calculator suiteFirst-pass impedance geometry estimatesPCB calculator application
Board stackup editorDocuments the physical stackup you routed againstBoard setup, physical stackup

Skip the comparison shopping. Try the free one first and see if it does the job.

Download for Desktop

Step 1: the stackup comes before the first trace

Controlled impedance is a property of geometry and dielectric, which means your fabricator decides more of it than your router does. Start by pulling the fab's published controlled-impedance stackup for your layer count and their impedance calculator's recommended trace width and pair gap for your targets, typically 90 ohm differential for USB, 100 ohm for Ethernet. Enter that stackup in KiCad's board setup so the documentation matches reality, and treat the fab's numbers as the source of truth. KiCad's built-in calculator is right for sanity checks and first passes; the fab's calculator reflects the materials they will actually laminate.

Two layout rules fall straight out of physics and cost nothing: every critical trace needs an unbroken reference plane directly beneath it, and on a standard 4-layer board that usually means signals on the outer layers referencing the internal planes. If a critical trace must change layers, keep the return path continuous, which on a budget board means changing layers near stitching vias to the reference plane.

Step 2: route the pairs as pairs

Route every differential interface with KiCad's differential-pair mode rather than as two single tracks, so the router maintains the gap your impedance target depends on. Set the pair width and gap in net classes before routing, keep the polarity consistent, and minimize the uncoupled length where the two sides separate to reach pins. Place series elements like AC-coupling capacitors symmetrically so both sides see the same discontinuities.

Order of operations matters more than heroics: place the critical connectors and ICs first, route the constrained interfaces second, and let everything else flow around them. Autorouting, in any tool, is for the everything-else category, not for the pairs.

Step 3: tune skew, then length

Close intra-pair skew first with the skew tuning tool, small meanders near the source of the mismatch, because a pair that is length-matched but skewed still radiates and still degrades the eye. Then, where an interface specifies inter-signal matching, use track-length tuning against the budget from the interface specification rather than a folklore number. Mainstream interfaces are more forgiving than the internet suggests: USB 2.0 high-speed tolerates millimeters of mismatch, not micrometers, so spend tuning effort where the spec says it matters.

Step 4: make the rules enforce what you decided

Everything decided above should end life as a design rule, not a memory. KiCad's custom rules can constrain differential-pair gap and uncoupled length, clearances around critical nets, and via usage in defined areas, which means a violation shows up in DRC instead of in bring-up. A short rule file that encodes your pair gap, your keepouts under connectors, and your clearance to noisy nets converts this guide from advice into an enforced workflow, and it travels with the project for the next revision.

Step 5: know exactly where the free workflow ends

KiCad calculates geometry from formulas; it does not extract parasitics, simulate channels, or verify an eye diagram. That boundary is workable for mainstream interfaces because fabricator impedance control plus conservative layout absorbs the uncertainty. It stops being workable for multi-gigabit serial links, DDR4-class memory, and dense HDI, where constraint-driven enterprise flows and dedicated analysis earn their cost. Order controlled-impedance fabrication for any board where impedance matters, so the fab measures coupons against the stackup you designed to; it is the cheapest verification step in the entire flow.

Where AI fits honestly: the schematic and the non-critical drafting. ProtoFlow generates the schematic from a plain-English description, imports real LCSC, DigiKey, and Mouser parts, runs ERC and DRC, and exports a native KiCad project, so the hours saved land in the phase where automation is safe, and the critical routing stays in your hands inside KiCad with the rules above enforcing the physics.

Decision Matrix

CriteriaThis workflow (ProtoFlow + KiCad)Ad-hoc high-speed attempt
Impedance basisFabricator stackup and calculator, entered before routing.Generic trace widths, corrected after the fab quote.
Pair integrityDiff-pair router keeps coupling; uncoupled length minimized.Two singles routed apart, impedance target silently lost.
Timing budgetsSkew tuned first, length tuned to the interface spec.Folklore matching numbers, effort spent where it does not matter.
EnforcementCustom DRC rules catch violations at design time.Discipline lives in someone's head and leaves with them.
Escalation pointExplicit: multi-gigabit and HDI graduate to analysis flows.Discovered at bring-up.

Migration Steps

  1. Pull your fabricator's controlled-impedance stackup and target geometries, and enter the stackup in KiCad board setup.
  2. Draft the schematic in ProtoFlow with AI and real distributor parts, verify ERC, and export the native KiCad project.
  3. Set net-class widths and pair gaps, then route critical interfaces with the differential-pair tool before anything else.
  4. Close intra-pair skew, then length-match to the interface specification using the tuning tools.
  5. Encode gaps, clearances, and keepouts as custom design rules and run DRC.
  6. Order controlled-impedance fabrication so the stackup is verified with test coupons at the fab.

How This Workflow Was Assembled

Reviewed on: 2026-08-10

Methodology

  • Selected each target query from the Search Console export for protoflow.ai through August 9, 2026, filtered to query families that already earn impressions while no page on this site owns the intent.
  • Reviewed the official product, pricing, and documentation pages of every commercial tool named on this page in August 2026.
  • Kept only workflow- and source-checkable claims. Nothing on this page is presented as a hands-on benchmark, a speed measurement, or a signal-integrity test result.

Findings

  • Every KiCad capability named here, differential-pair routing, skew and length tuning, custom design rules, and the built-in calculator suite, was checked against official KiCad documentation in August 2026.
  • Stackup guidance reflects how major prototype fabricators actually publish controlled-impedance services: fixed stackups with per-layer target geometries from their own calculators.
  • The limits section is explicit about what KiCad does not verify. No signal-integrity measurement is claimed anywhere in this guide.

Frequently Asked Questions

Can KiCad really do high-speed PCB design?

Yes, for mainstream interfaces like USB 2.0 high-speed and 100BASE-T Ethernet, provided the engineer supplies the discipline: fab-derived stackups, diff-pair routing, tuning, and custom rules. Multi-gigabit links and DDR4-class buses belong in flows with dedicated signal-integrity analysis.

Does KiCad have length matching?

Yes. KiCad ships track-length tuning and skew tuning for differential pairs in the PCB editor's tuning tools, with meander parameters you control. Tune skew inside each pair first, then match lengths across signals to the budget the interface specification actually requires.

How do I get controlled impedance in KiCad?

From the fabricator, not the router: choose their controlled-impedance stackup, take the trace width and pair gap from their calculator for your target impedance, set those in your net classes, and order impedance control so the fab verifies coupons. KiCad's calculator suite is for sanity-checking the numbers.

Should AI route my high-speed nets?

No. As of August 2026 no AI router publishes signal-integrity verification you should ship against unattended. Use AI where it is safe, ProtoFlow drafts the schematic and imports real parts, then exports native KiCad, and route the critical pairs yourself with the discipline in this guide.

Sources

Related Resources

Try ProtoFlow EDA

Evaluate the workflow directly with your own circuit scope and compare review-ready output speed.

Download ProtoFlow